Verification Engineer

This role involves verifying TSMC's product designs, including ARM processor-based SoCs and memory subsystem test chips, by developing comprehensive verification methodologies and test plans. The position requires implementing testbench components and test cases using SystemVerilog and UVM to ensure functional and DFT coverage. Collaboration with design and DFT teams is essential to drive efficiency improvements and adopt new verification flows.