Verification Engineer

This role involves owning the verification planning and execution for Vector, ALU, and floating-point blocks, driving verification strategy, test planning, and debug for complex CPU behaviors. The position requires developing robust verification environments and collaborating with architecture and design teams to ensure verification completeness and efficiency. The ideal candidate will have strong hands-on experience with SystemVerilog, UVM, and a solid understanding of computer architecture.