Verification Engineer

This role involves developing and executing verification plans for SoC and IP blocks, building SystemVerilog/UVM testbenches, and driving functional coverage closure. The engineer will collaborate with RTL designers, architecture teams, and firmware groups to debug failures and improve verification methodologies. The position requires expertise in low-power IoT silicon, mixed-signal designs, and various scripting languages.