ApplyBlast uses AI to match you with the right jobs, tailor your resume and cover letter, and apply automatically so you can land your dream job faster.

Features

Auto Apply Resume Optimizer Cover Letter Optimizer Interview Prep

Company

Social Media

Need Help?

team@applyblast.com

Workload Performance Analysis Engineer at Tenstorrent - ApplyBlast

Workload Performance Analysis Engineer

Tenstorrent

20 days ago

3.6 on Glassdoor

Remote

Full Time

Senior

1 applicant

View Job Listing

Apply to 100+ jobs

About this role

Tenstorrent is seeking a Workload Performance Analysis Engineer to shape the performance of next-generation RISC-V CPUs across modern datacenter and agentic AI workloads. This role involves characterizing real-world applications on RISC-V platforms, analyzing workload behavior, and identifying opportunities to improve CPU performance, efficiency, and scalability. The position requires collaboration with CPU architects, software engineers, and compiler teams to translate insights into architectural improvements.

Responsibilities

Characterize modern datacenter and agentic AI workloads on RISC-V platforms
Analyze profiling and simulation data to identify CPU performance bottlenecks
Collaborate with architects and engineers to translate insights into architectural improvements

Skills

Qualifications

PhD in Computer EngineeringPhD in Electrical EngineeringPhD in Computer Science

About Tenstorrent

tenstorrent.com

Headquarters

Toronto, Ontario, Canada

Company Size

201-500 employees

Founded

2016

View Profile

Tenstorrent is a next‑generation computing company that builds computers optimized for AI workloads. They design AI silicon and systems—leveraging RISC‑V, custom ASICs, and advanced architecture—alongside neural‑network compilers and software to accelerate training and inference. Headquartered in the U.S. with offices in Austin and Silicon Valley and global teams in Toronto, Belgrade, Seoul, Tokyo, and Bangalore, Tenstorrent brings together expertise in computer architecture, ASIC design, and compiler technology. Their hardware‑plus‑software approach targets developers, researchers, and enterprises needing scalable, efficient AI compute.