Tenstorrent
Tenstorrent is seeking a Workload Performance Optimization Engineer to optimize software workloads on next-generation RISC-V platforms, focusing on datacenter and agentic AI applications. The role involves identifying performance bottlenecks and developing software, compiler, runtime, and hardware-aware optimizations to improve throughput, latency, and efficiency. This position sits at the intersection of software runtimes, compilers, CPU microarchitecture, and RISC-V silicon.
Tenstorrent is a next‑generation computing company that builds computers optimized for AI workloads. They design AI silicon and systems—leveraging RISC‑V, custom ASICs, and advanced architecture—alongside neural‑network compilers and software to accelerate training and inference. Headquartered in the U.S. with offices in Austin and Silicon Valley and global teams in Toronto, Belgrade, Seoul, Tokyo, and Bangalore, Tenstorrent brings together expertise in computer architecture, ASIC design, and compiler technology. Their hardware‑plus‑software approach targets developers, researchers, and enterprises needing scalable, efficient AI compute.
Tenstorrent Unveils TT-QuietBox(TM) 2, the First RISC-V AI Workstation With a Fully Open-Source Stack to Deliver Teraflop-Class Inference
19 hours ago
Tenstorrent TT-QuietBox 2 Launched: A RISC-V Powered AI Workstation With 128 GB GDDR6 Memory, Liquid-Cooling & $9999 Starting Price
1 day ago
Layoffs At Tenstorrent As Startup Pivots Towards Developer Sales
Dec 9, 2025
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Tenstorrent.
Tenstorrent Unveils TT-QuietBox(TM) 2, the First RISC-V AI Workstation With a Fully Open-Source Stack to Deliver Teraflop-Class Inference
1 day ago
Compiler Engineer
Codasip
Risc V Cpu Compiler Engineer Santa Clara California United States Of America
Qualcomm Incorporated
CPU Microarchitecture/RTL Design Engineer
SiFive
Senior Managed Runtime Compiler Engineer
NVIDIA
Senior Design Verification Engineer
SiFive
Java VM Software Performance Analysis Engineer
SiFive