Hewlett Packard Enterprise
An ASIC Design Engineer at HPE defines and architects high-performance hardware blocks for next-generation networking ASICs. Responsibilities include micro-architecture development, RTL design using Verilog, and collaborating with verification and physical design teams to ensure timing closure and optimal power efficiency.
Headquarters
The Woodlands, Texas, United States
Company Size
10001+ employees
Founded
1939
Discover HPE edge-to-cloud, enterprise compute IT, data, and security solutions. Learn how HPE empowers digital transformation through AI and sustainability.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Hewlett Packard Enterprise.
Hewlett Packard Enterprise didn’t post a salary, so this is our estimate from similar listings.
28% below the average for this role
Hewlett Packard Enterprise Announces $2 Billion Debt Offering
17 hours ago
Sr. RTL Design Engineer (Silicon Engineering)
SpaceX
Sr. RTL Design Engineer (Silicon Engineering)
SpaceX
Sr. RTL Design Engineer (Silicon Engineering)
SpaceX
Staff Digital Verification Engineer
Analog Devices Inc.
Sr. RTL Design Engineer (Silicon Engineering)
SpaceX
Lead ASIC Digital Design Engineer
General Dynamics Mission Systems, Inc