ASIC Design Engineer

This on-site role involves defining and architecting high-performance hardware blocks for next-generation networking ASICs and performing micro-architecture development. The engineer will develop Verilog RTL code, collaborate with verification teams on test plans, and work with physical design engineers to manage timing constraints. Responsibilities include analyzing timing violations, debugging designs, and optimizing ASIC developments supporting advanced networking protocols.