ASIC Design Verification Technical Leader

The ASIC Design Verification Technical Leader leads the planning and execution of verification for complex networking SoCs, driving strategy, testplan development, and coverage closure across multiple IPs. This role involves providing technical leadership and mentorship to verification engineers while developing scalable verification environments and methodologies. The position requires close collaboration with architecture, RTL, and post-silicon teams to ensure efficient debug and successful silicon bring-up.