Altera
A DDR5/LPDDR5 Memory Validation Engineer at Altera leads validation, characterization, and debug initiatives for advanced memory interfaces on next-generation FPGA devices. The role requires deep collaboration with architecture, silicon design, and firmware teams to ensure industry-leading quality and reliability for high-speed memory subsystems.
Headquarters
San Jose, California, United States
Company Size
1001-5000 employees
Founded
1983
Altera empowers innovators with scalable FPGA and SoC solutions, spanning high-performance to power- and cost-optimized devices. These devices are designed for cloud, network, and edge applications, enabling flexible acceleration and deployment. The company positions itself as a catalyst for innovation, providing adaptable hardware platforms for diverse workloads. Altera’s mission is to accelerate innovators by delivering versatile programmable logic solutions.
33% above the average for this role