Design Verification Engineer

About this role

Responsibilities

• Develop and verify self-checking testbenches using Verilog and SystemVerilog
• Collaborate with design teams to define system requirements and verification plans
• Write and execute directed and constrained-random tests to improve coverage
• Debug design issues and drive root-cause analysis with engineering teams
• Document test plans, results, and findings clearly for project stakeholders