Marvell Technology
Marvell is seeking a verification engineer to develop and implement verification plans for Serdes/PHY chip designs, perform functional and performance verification, collaborate with design teams, analyze simulation failures, and mentor junior engineers. The role involves working with cutting-edge semiconductor technology within the Infrastructure Processor Business Unit.
Headquarters
Santa Clara, California, United States
Company Size
5001-10000 employees
Founded
1995
Designed for your current needs and future ambitions, Marvell delivers the data infrastructure technology transforming tomorrow’s enterprise, cloud, automotive, and carrier architectures for the better.
Wilmington Savings Fund Society FSB Lowers Stake in Marvell Technology, Inc. $MRVL
2 hours ago
Marvell Technology vs. Broadcom: Which Custom AI Chip Stock Has More Upside?
19 hours ago
Marvell’s 260 Lane Switches Highlight Growing AI Data Center Opportunity
20 hours ago
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Marvell Technology.
5% above the average for this role
CIBC Private Wealth Group LLC Trims Marvell Technology Holdings
5 hours ago
Design Verification, Senior to Staff Engineer
marvellsemiconductor.com
Design Verification, Senior Staff Engineer
marvellsemiconductor.com
Design Verification Tech Lead- SerDes/PHY IP
Astera Labs
Design Verification (Staff to Senior Staff Engineer)
marvellsemiconductor.com
Senior Analog & Mixed-Signal Layout Design Engineer (Serdes PHY, analog and mixed-signal IC layouts with 5 to 7 years of experience)
Sandisk
Principal Design Verification Engineer
Astera Labs