Microsoft
This role focuses on designing, developing, and maintaining robust timing constraints and RTL to ensure functional correctness and achieve PPA targets. The position involves collaborating with Physical Design, STA, and DFT teams, automating tasks, and utilizing AI for process efficiency. It also includes mentoring team members and contributing to micro-architecture development for unit, sub-system, and SOC levels.
Headquarters
Redmond, Washington, United States
Company Size
10001+ employees
Founded
1975
Explore Microsoft products and services and support for your home or business. Shop Microsoft 365, Copilot, Teams, Xbox, Windows, Azure, Surface and more.
Microsoft Takes a Stand Against the Trump Administration in Anthropic Fight - The New York Times
1 day ago
Microsoft Teams can now track what room you're in
1 day ago
Microsoft and retired military chiefs back AI company Anthropic in court fight against Pentagon
16 hours ago
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Microsoft.
Microsoft didn’t post a salary, so this is our estimate from similar listings.
20% below the average for this role
Microsoft says ungoverned AI agents could become corporate 'double agents.' Its fix costs $99 a month.
3 days ago
Synthesis Engineer/Lead
Qualcomm Incorporated
ASIC Implementation Engineer STA
Broadcom
SoC Static Timing Analysis Engineer
NXP Semiconductors
SoC Design Engineer
Qualcomm Incorporated
Sta Engineer Santa Clara California United States Of America
Qualcomm Incorporated
Staff Engineer, ASIC Design/Implementation - LEC/STA/Power Analysis
marvellsemiconductor.com