ApplyBlast uses AI to match you with the right jobs, tailor your resume and cover letter, and apply automatically so you can land your dream job faster.
© All Rights Reserved. ApplyBlast.com
ApplyBlast uses AI to match you with the right jobs, tailor your resume and cover letter, and apply automatically so you can land your dream job faster.
© All Rights Reserved. ApplyBlast.com
Altera
Altera is hiring an EMIR Technical Lead within its Physical Design organization to focus on EMIR methodology and signoff for FPGA-related designs. The role partners closely with cross-functional engineering teams to help deliver designs that meet performance, power, and area targets across block and full-chip integration in advanced programmable logic technologies.
Headquarters
San Jose, California, United States
Company Size
1001-5000 employees
Founded
1983
Altera empowers innovators with scalable FPGA and SoC solutions, spanning high-performance to power- and cost-optimized devices. These devices are designed for cloud, network, and edge applications, enabling flexible acceleration and deployment. The company positions itself as a catalyst for innovation, providing adaptable hardware platforms for diverse workloads. Altera’s mission is to accelerate innovators by delivering versatile programmable logic solutions.
Technologist, ASIC Development Engineering (Lead Full chip SOC Sign-off & EMIR Closure)
Sandisk
Lead Cpu Pdn Sign Off Engineer Hyderabad Telangana India
Qualcomm Incorporated
Senior Physical Design Engineer
Bitdeer
Lead Cpu Pdn Sign Off Engineer Bangalore Karnataka India
Qualcomm Incorporated
Staff Physical Design Engineer - SoC EMIR Engineer
Astera Labs
Principal Engineer Physical Design Malaysia Pulau Pinang Gelugor
Microsoft