Astera Labs
Astera Labs is seeking a Physical Design Engineer specializing in SoC EMIR to lead the development of complex semiconductor chips at its new strategic R&D center in Israel. The role involves owning backend power methodologies and ensuring the power robustness and reliability of high-performance connectivity silicon for AI and cloud environments. Candidates will perform SoC EMIR analysis to meet aggressive voltage drop and reliability targets in advanced FinFET process nodes.
Headquarters
Santa Clara, California, United States
Company Size
201-500 employees
Founded
2017
Astera Labs is a semiconductor company that builds purpose‑built connectivity silicon and system solutions for rack‑scale AI and modern data centers. They design high‑speed retimers, PHY/connectivity devices, interposers and companion firmware/software that extend signal reach, improve link reliability, and enable PCIe/CXL and other accelerator interconnects across cables and backplanes. Astera’s products add telemetry, error monitoring and management features to simplify integration for OEMs, cloud providers and hyperscalers. The company focuses on enabling scalable, low‑latency multi‑node AI training and inference systems.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Astera Labs.
Astera Labs didn’t post a salary, so this is our estimate from similar listings.
9% below the average for this role
Why Astera Labs Shares Are Surging On Wednesday - Astera Labs (NASDAQ:ALAB)
19 hours ago
Silicon Design Methodology and Automation - RV
Altera
EMIR Technical Lead
Altera
Physical Design Engineer Taiwan Hsinchu
NVIDIA
Sr. Staff Engineer, EMIR / Power Integrity
8a7883c66a3387ef016a468ba9d104e6
Technologist, ASIC Development Engineering (Lead Full chip SOC Sign-off & EMIR Closure)
Sandisk
Chip Power Integrity Engineer
Broadcom