HCL Group
This role requires 2 to 5 years of experience in front-end design and RTL coding using Verilog or SystemVerilog. The position involves working with Xilinx or Altera devices and applying strong FPGA debugging techniques to support design and lab activities. Candidates should be familiar with design flows and have a preference for scripting experience.
HCL Group is a pioneering Indian conglomerate established in 1976, recognized as one of India's original IT garage start-ups and an early innovator in modern computing. The Group operates a portfolio of companies spanning technology services (HCLTech), software products (HCLSoftware), healthcare solutions (HCL Healthcare), IT distribution (HCL Infosystems), and online education (HCL GUVI). It also invests in philanthropy, sports, and music through various strategic programs and foundations.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for HCL Group.
HCL Group didn’t post a salary, so this is our estimate from similar listings.
4% above the average for this role
Principal FPGA Design Engineer
Lattice Semiconductor
FPGA Development Tools Engineer – Synthesis
Altera
Embedded Firmware Engineer FPGA Development in Cedar Park, TX
Maania Consultancy Services
FPGA/RTL Design Engineer – III (W2 Only)
Collabera
Junior FPGA Developer
Edgehog Trading
FPGA SW Validation Engineer
Altera