FPGA Design Verification Engineer

The company is seeking an experienced FPGA Design Verification Engineer to develop and maintain verification testbenches using SystemVerilog and UVM. The role involves creating verification plans, performing functional coverage analysis, and supporting FPGA verification activities throughout the development lifecycle. The ideal candidate will collaborate with hardware, firmware, and system engineering teams to ensure successful project outcomes.