Altera
This role involves verification of integrated SoC designs to ensure they meet specifications, requiring collaboration with various engineering teams and improving verification methodologies. It emphasizes designing test plans, executing simulations, debugging issues, and ensuring security coverage in the verification process.
Headquarters
San Jose, California, United States
Company Size
1001-5000 employees
Founded
1983
Altera empowers innovators with scalable FPGA and SoC solutions, spanning high-performance to power- and cost-optimized devices. These devices are designed for cloud, network, and edge applications, enabling flexible acceleration and deployment. The company positions itself as a catalyst for innovation, providing adaptable hardware platforms for diverse workloads. Altera’s mission is to accelerate innovators by delivering versatile programmable logic solutions.
Altera didn’t post a salary, so this is our estimate from similar listings.
Senior ASIC Digital Engineer – SoC Verification ( SystemVerilog /UVM) 5-8 Years
Sandisk
SOC Design Verification Engineer
SEC
Senior FPGA Verification Engineer
Anduril Industries
GPU Design Verification Engineer
Intel
Senior ASIC Digital Engineer (SOC Verification)
Sandisk
Staff Engineer, ASIC Development Engineering (ASIC Verification)
Sandisk