Hardware Verification Engineer

The role involves leading verification efforts for match-action pipelines, UART/IPs, and various peripheral interfaces, developing reusable verification environments, and integrating commercial Ethernet VIPs at block and chip levels. The engineer will create UVM testbenches, drive coverage closure, and automate register abstraction flows to ensure robust IP and SoC-level verification.