Senior Staff Engineer, Design Verification

The role involves leading verification of complex SoC and IP designs for high‑performance computing, networking, and infrastructure domains at Marvell. Responsibilities include defining verification strategies, developing UVM‑based environments, managing simulation and debug activities, and mentoring junior engineers while influencing design decisions.