Renesas 瑞萨电子
The role leads the design and development of high‑speed interface subsystems (PCIe, UCIe, USB, UFS) for automotive SoCs, overseeing both technical decisions and organizational management across global design sites. The manager will define specifications, drive architecture, coordinate with IP vendors, and ensure quality, performance, and schedule targets are met.
作为全球领先的微控制器、模拟功率器件和SoC产品供应商,瑞萨电子通过提供可靠的创新嵌入式设计,与您共创无限未来。
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Renesas 瑞萨电子.
Renesas 瑞萨电子 didn’t post a salary, so this is our estimate from similar listings.
10% below the average for this role
ASIC Design Engineer, High Speed IO
NVIDIA
HSIO Validation Engineer
NVIDIA
Asic Design Engineer High Speed Io India Bengaluru
NVIDIA
RTL Design Engineer
NVIDIA
Test Engineer %E2%80%93 Serdes High Speed Ip Ate Test Development Characterization Singapore Central Singapore Singapore
Qualcomm Incorporated
High Speed SERDES IO Electrical Validation Engineer
NVIDIA