Cadence
The Verification Engineer at Cadence defines and executes verification strategies using methodologies like UVM/SystemVerilog to ensure semiconductor design integrity. The role involves creating robust testbench architectures, performing root-cause analysis on design bugs, and utilizing formal verification tools for bug detection. Candidates will manage coverage metrics, oversee gate-level simulations, and lead cross-functional teams to deliver rigorous functional sign-offs for complex designs.
Headquarters
San Jose, California, United States
Company Size
10001+ employees
Founded
1988
Cadence is a company specializing in electronic design automation (EDA) software and engineering services for the semiconductor and electronics industries. Their tools enable design and verification of integrated circuits, systems on chips, and electronics systems, streamlining the development process for engineers and designers. With a commitment to innovation and excellence, Cadence empowers companies to enhance product performance and reduce time to market through advanced simulation, verification, and design tools.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Cadence.
Cadence didn’t post a salary, so this is our estimate from similar listings.
25% below the average for this role
Is It Time To Reassess Cadence Design Systems (CDNS) After Its Strong 1-Year Share Price Gain?
1 day ago