Rambus
Rambus is seeking a Lead MTS Application Engineer to join the Memory Interface team in San Jose, CA, to develop validation environments for DDR5 enablement devices. The role involves bench characterization, protocol validation, and providing post-silicon support to customers and internal teams. This position requires expertise in digital ASIC validation and lab automation to ensure performance specification compliance.
Headquarters
San Jose, California, United States
Company Size
501-1000 employees
Founded
1990
Rambus is a semiconductor and IP company that designs high-performance memory interface chips, interface IP (PHYs/SerDes) and hardware security IP. It licenses silicon IP and supplies semiconductor devices and reference designs used by SoC vendors and system manufacturers to accelerate memory, networking and interface functions across data center, AI, cloud, mobile and automotive markets. Rambus focuses on secure, high-bandwidth, low-latency solutions — including DDR/LPDDR/DDR5/DDR6 controllers and PHYs, high-speed SerDes, and root-of-trust/crypto building blocks — and supports customers with integration, verification and ecosystem partnerships.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Rambus.
Right around the average for this role
Staff Post Silicon Electrical Validation Engineer
Renesas 瑞萨电子
Post Silicon Hardware Validation Staff Engineer
Renesas 瑞萨电子
Staff Engineer, Design Evaluation Engineering
Analog Devices
Staff Validation Engineer
Renesas 瑞萨电子
DDR5 / LPDDR5 Memory Validation Engineer
Altera
Post Silicon Validation Engineer
Renesas 瑞萨电子