Cadence Solutions
A Product Engineer on the Memory IP Products team at Cadence works on development and customer-facing support for high-performance Memory PHY IP across protocols such as DDR, LPDDR, HBM, and GDDR. The role functions as the technical liaison between customers, Cadence R&D, and system validation teams to enable integration and deployment of memory subsystem products. It involves collaboration with global cross-functional teams to drive product proliferation and enhance customer experience.
Cadence is a remote patient monitoring company that delivers scalable chronic disease management to improve health outcomes and generate financial ROI. Their solution combines connected devices, data analytics, and clinician‑led care pathways to continuously monitor patients, reduce hospitalizations, and drive better clinical outcomes. Cadence partners with health systems, payers, and employers to implement turnkey RPM programs at scale, and its model has been validated by the New England Journal of Medicine Catalyst. Providers choose Cadence for its integrated technology, clinical workflows, and measurable return on investment.
Cadence Completes Acquisition of Hexagon’s Design and Engineering Business, Advancing Leadership in Physical AI and Multiphysics
2 weeks ago
Cadence Giving Foundation Announces Multi-Year Commitment to Expand the AI Hub at San José State University
Oct 10, 2025
Cadence Launches Partner Ecosystem to Accelerate Chiplet Time to Market
Jan 6, 2026
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Cadence Solutions.
Cadence Solutions didn’t post a salary, so this is our estimate from similar listings.
MediaTek adopts AI-driven Cadence Solutions 2nm designs
Feb 6, 2025
Design Verification Principal Engineer - Memory Controller IP
Rambus
IP RTL Design Engineer
Samsung US
Principal Technical Engineer 3rd Party IP Engineer
marvellsemiconductor.com
Physical Design and Implementation Lead, Memory PHY IP (DDR/LPDDR)
Intel
Senior ASIC Design Engineer
Qualcomm Incorporated
Ddr Phy Timing Design Engineer San Diego California United States Of America
Qualcomm Incorporated