ApplyBlast uses AI to match you with the right jobs, tailor your resume and cover letter, and apply automatically so you can land your dream job faster.
© All Rights Reserved. ApplyBlast.com
ApplyBlast uses AI to match you with the right jobs, tailor your resume and cover letter, and apply automatically so you can land your dream job faster.
© All Rights Reserved. ApplyBlast.com
marvellsemiconductor.com
The Principal Technical Engineer 3rd Party IP Engineer at Marvell will manage and integrate third‑party memory interface IP cores such as DDR, LPDDR, GDDR, HBM, and eMMC into Marvell's SoC designs. The role involves collaborating with IP vendors, supporting sales bids, overseeing core development, integration, validation, and handling post‑silicon validation with limited travel.
Headquarters
Santa Clara, California, United States
Company Size
1001-5000 employees
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for marvellsemiconductor.com.
27% above the average for this role
Lead Product Engineer
Cadence Solutions
SPE Verification Engineer
Rambus
Principal Technical IP Engineer - Manage 3rd Party IP Integration - DDR/LPDDR/GDDR/HBM/eMMC memory
Marvell Technology
Physical Design and Implementation Lead, Memory PHY IP (DDR/LPDDR)
Intel
Design Verification Principal Engineer - Memory Controller IP
Rambus
Senior ASIC Design Engineer
Qualcomm Incorporated