Renesas 瑞萨电子
The Rad Hard Precision Design Group is seeking an experienced mask designer to create top-level and cell-level layouts for space market products, including power management, precision analog, and digital core layouts. The role involves collaborating with circuit designers and CAD teams to develop physical designs, verify layouts, and execute mask data release using the Cadence toolset. This position supports the development of new process variants and contributes to the advancement of semiconductor technology for automotive, industrial, and IoT applications.
作为全球领先的微控制器、模拟功率器件和SoC产品供应商,瑞萨电子通过提供可靠的创新嵌入式设计,与您共创无限未来。
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Renesas 瑞萨电子.
Renesas 瑞萨电子 didn’t post a salary, so this is our estimate from similar listings.
Mask Layout Engineer
Sandisk
Senior Mask Design Engineer
NVIDIA
Senior Mask Design Engineer (Mask Design and Layout Engineering) with 5 to 7 years of experience
Sandisk
Senior Mask Design Engineer (Mask Design and Layout Engineering) with 5 to 7 years of experience
Sandisk
Senior Mask Layout Design Engineer
NVIDIA
Analog Mixed Signal Layout Intern
marvellsemiconductor.com