Normal Computing
The Memory Architect role at Normal Computing involves leading the translation of revolutionary Thermo In-Memory Computing concepts from theory to silicon, aiming for significant performance improvements in AI inference. The position requires collaborating with various engineering teams to implement new compute primitives and manage the technical relationship with manufacturers throughout the design and production process. This role demands a seasoned engineer with deep expertise in memory technology and a willingness to embrace radical paradigm shifts for performance gains.
Headquarters
New York, New York, United States
Company Size
11-50 employees
Founded
2022
Normal Computing is an applied AI company solving the hardest problems in AI and silicon, founded by engineers from Google Brain, Google X, NVIDIA, Apple, and other frontier institutions. The company develops Normal EDA, an AI-accelerated electronic design automation platform that helps semiconductor teams accelerate RTL design and verification, and Normal ASICs, custom silicon built on novel device physics that delivers orders-of-magnitude more efficient AI inference. Normal Computing partners with the world's leading semiconductor design and manufacturing companies, with offices in New York City, San Francisco, London, and Copenhagen.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Normal Computing.
Normal Computing didn’t post a salary, so this is our estimate from similar listings.
25% below the average for this role
ASIC Architecture Lead
Tensordyne
Memory Silicon Validation Engineer
NVIDIA
Senior GPU Memory Subsystem Architect
NVIDIA
System Products Memory Solutions Engineer
NVIDIA
Memory Systems Architecture Intern
Micron Technology
Memory Subsystem RTL Design Engineer
Home | Ultra-Low-Power Infrastructure for the AI Era