NVIDIA
NVIDIA is seeking a Memory Mask Design Engineer to implement IC layouts for innovative, high-performance CMOS integrated circuits in advanced process nodes like 3nm, 5nm, and 7nm. The role focuses on delivering full custom memory group layouts, adopting best practices for digital memory composition, and ensuring high-quality verification through EM/IR checks and layout-dependent effect analysis. Candidates will work within a diverse team to address challenging high-speed digital memory circuit designs that drive the company's research in artificial intelligence.
Headquarters
Santa Clara, California, United States
Company Size
10001+ employees
Founded
1993
NVIDIA invents the GPU and drives advances in AI, HPC, gaming, creative design, autonomous vehicles, and robotics.
NVIDIA Ignites the Next Industrial Revolution in Knowledge Work With Open Agent Development Platform
2 days ago
Nvidia CEO Says Company Is Firing Up H200 Production for China
1 day ago
Nvidia CEO Huang says company sees more than $1 trillion in sales through 2027
1 day ago
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for NVIDIA.
NVIDIA didn’t post a salary, so this is our estimate from similar listings.
9% below the average for this role
Nvidia's one of the fastest growing companies with one of the lowest valuations, says Jim Cramer
14 hours ago