Physical Design Intern

This internship focuses on the physical implementation of leading AI infrastructure and ASIC chips, transforming RTL designs into manufacturing-ready GDS. The role involves participating in next-generation physical design implementation and verification activities for complex SOC designs. Interns will contribute to the complete RTL-to-GDS flow, including floorplanning, placement, and timing closure.