Cadence
This on-site internship role within the Cadence DDR IP group focuses on validating the system-level and electrical performance of internal silicon test chips. The position involves debugging silicon issues in collaboration with design teams and delivering high-quality characterization reports. The intern will work cross-functionally to ensure product functionality, reliability, and successful deployment.
Headquarters
San Jose, California, United States
Company Size
10001+ employees
Founded
1988
Cadence is a company specializing in electronic design automation (EDA) software and engineering services for the semiconductor and electronics industries. Their tools enable design and verification of integrated circuits, systems on chips, and electronics systems, streamlining the development process for engineers and designers. With a commitment to innovation and excellence, Cadence empowers companies to enhance product performance and reduce time to market through advanced simulation, verification, and design tools.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Cadence.
Is It Time To Reassess Cadence Design Systems (CDNS) After Its Strong 1-Year Share Price Gain?
1 day ago
Staff Post Silicon Electrical Validation Engineer
Renesas 瑞萨电子
Silicon Validation Engineer
Altera
Senior Mixed-Signal Post-Silicon Validation Engineer
K2 Space
Senior SerDes Characterization & Post-Silicon Validation Engineer
K2 Space
Post Silicon Hardware Validation Staff Engineer
Renesas 瑞萨电子
Staff Post Silicon Electrical Validation Engineer
Renesas 瑞萨电子