Altera
The role involves leading the bring-up and validation of high-speed analog I/O and PHY designs, including DDR, LPDDR, and MIPI interfaces. The engineer will develop validation frameworks, create custom FPGA test content, and perform post‑silicon debugging and electrical characterization across silicon programs.
Headquarters
San Jose, California, United States
Company Size
1001-5000 employees
Founded
1983
Altera empowers innovators with scalable FPGA and SoC solutions, spanning high-performance to power- and cost-optimized devices. These devices are designed for cloud, network, and edge applications, enabling flexible acceleration and deployment. The company positions itself as a catalyst for innovation, providing adaptable hardware platforms for diverse workloads. Altera’s mission is to accelerate innovators by delivering versatile programmable logic solutions.
Altera didn’t post a salary, so this is our estimate from similar listings.
32% below the average for this role
Silicon IP Validation Engineer
GovernmentJobs
Principal Asic Validation Engineer Pcie Lpddr Hyderabad Telangana India
Micron Technology
Staff Engineer Asic Validation Hyderabad Telangana India
Micron Technology
Hardware Validation Engineer
Microsoft
Staff Engineer, PCIE ASIC Validation
Micron Technology
Principal Product Engineer - DDR IP
Cadence