Principal Analog Mixed-Signal Design Engineer
Astera Labs(14 days ago)
About this role
An Analog/Mixed-Signal IC Design Engineer role at Astera Labs focused on designing advanced-node CMOS products for connectivity and rack-scale AI infrastructure. The position involves working on analog and clocking blocks and contributing to the company’s semiconductor-based solutions. The role is positioned within the engineering organization supporting development of high-performance mixed-signal ICs.
Required Skills
- Analog Design
- Mixed-Signal
- PLL Design
- ADC/DAC
- TX/RX
- Clocking
- Spectre
- MATLAB
- Python
- Lab Bring-Up
+11 more
Qualifications
- Master's in Electrical Engineering
- PhD in Electrical Engineering
About Astera Labs
asteralabs.comAstera Labs is a semiconductor company that builds purpose‑built connectivity silicon and system solutions for rack‑scale AI and modern data centers. They design high‑speed retimers, PHY/connectivity devices, interposers and companion firmware/software that extend signal reach, improve link reliability, and enable PCIe/CXL and other accelerator interconnects across cables and backplanes. Astera’s products add telemetry, error monitoring and management features to simplify integration for OEMs, cloud providers and hyperscalers. The company focuses on enabling scalable, low‑latency multi‑node AI training and inference systems.
Apply instantly with AI
Let ApplyBlast auto-apply to jobs like this for you. Save hours on applications and land your dream job faster.
More jobs at Astera Labs
Similar Jobs
Analog Mixed Signal Design Engineer
Flux Computing(2 months ago)
Senior Manager, Analog & Mixed Signal Engineering
Echodyne Corp(1 month ago)
Senior Principal Analog Power Management Integrated Circuit (PMIC) Controls Engineer (Technical Lead)
Claros(1 month ago)
Senior Manager, Serdes Analog Design
Samsung Research America(13 days ago)
Senior Engineer, Analog-Mixed Circuit Design
Samsung Research America(1 month ago)
Senior Design Engineer Analog Electronics
Cross Border Talents(2 years ago)