Principal Design Verification Engineer

SiFive is seeking a Principal Design Verification Engineer to lead verification strategy and execution for a scalable cache-coherent interconnect subsystem used in high-performance CPU and SoC platforms. The role involves defining architecture-aware verification plans, developing test scenarios, and collaborating across architecture, RTL, formal, and performance teams to ensure protocol correctness and subsystem integration.