Principal Micro-architect

The Principal Micro-architect leads the microarchitecture development of custom coherent interconnect IP and last-level cache blocks for next-generation high-performance computing designs. This role involves driving RTL design, performance and power optimization, and technical mentorship while collaborating with system architects and verification teams. The position requires a strong foundation in computer architecture and ASIC design flows to deliver high-quality implementations.