Principal Design Verification Engineer

This role provides technical leadership for the verification of next-generation semiconductor memory interface products, including data buffer silicon. The position involves driving verification strategy and execution for complex digital designs while collaborating with design teams to ensure functionality and performance requirements are met. The ideal candidate will leverage deep expertise in SystemVerilog and UVM to contribute to next-generation DDR6 technology.