Principal DV Engineer

The Principal DV Engineer will lead verification strategy and execution for complex SoCs, developing and debugging UVM-based verification environments and ensuring coverage and quality across IPs and subsystems. This hands‑on role requires deep expertise in ARM‑based microcontrollers, low‑power verification, and multiple interfaces, as well as mentorship and collaboration with design teams.