marvellsemiconductor.com
A Characterization Engineer at Marvell designs and develops automated test platforms to validate multi-core Arm-based Network processors and custom ASICs used in 5G, NICs, and data center applications. The role focuses on debugging SERDES interfaces, performing high-speed signal analysis, and ensuring silicon viability across process, voltage, and temperature extremes. Engineers will collaborate with cross-functional teams and external vendors to resolve complex post-silicon issues and address customer design failures.
Headquarters
Santa Clara, California, United States
Company Size
1001-5000 employees
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for marvellsemiconductor.com.
38% above the average for this role
Senior Staff Silicon Validation Engineer
Marvell Technology
Principal Design Validation & Test (DVT) Engineer
Celero Inc
Senior Staff Silicon Validation Engineer
Marvell Technology
Principal SerDes Bring‑up Validation Engineer (2026-376)
Astera Labs
High Speed SERDES IO Electrical Validation Engineer
NVIDIA
Staff Engineer, Application Engineering
Marvell Technology