ApplyBlast uses AI to match you with the right jobs, tailor your resume and cover letter, and apply automatically so you can land your dream job faster.
© All Rights Reserved. ApplyBlast.com
ApplyBlast uses AI to match you with the right jobs, tailor your resume and cover letter, and apply automatically so you can land your dream job faster.
© All Rights Reserved. ApplyBlast.com
Micron Technology
A Process Development Engineer role within Micron’s Assembly Package Technology Development team, focused on advancing packaging technologies for memory and storage products. This experienced individual contributor works closely with cross-functional manufacturing and design teams to support innovation from concept through production readiness.
Micron Technology, Inc. is a global leader in semiconductors, specializing in the design and manufacturing of memory and storage solutions including DRAM, NAND flash, HBM, and SSDs. The company serves a broad range of markets including AI and data centers, automotive, mobile, client PC, and industrial IoT. Headquartered in Boise, Idaho, Micron is recognized for its technology leadership and ongoing U.S. manufacturing expansion.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Micron Technology.
Micron Technology didn’t post a salary, so this is our estimate from similar listings.
Director, Package Design Engineering
Renesas 瑞萨电子
(Sr.) Staff Package Design Engineer - MIS substrate/FC expose die (Experienced in Power or Gan is requried)
Renesas 瑞萨电子
(Sr.) Staff Package Design Engineer - MIS substrate/FC expose die (Experienced in Power or Gan is requried)
Renesas 瑞萨电子
Director, Package Design Engineering
Renesas 瑞萨电子
(Sr.) Staff Package Design Engineer - MIS Substrate/FC Expose Die (Experienced in Power or GaN Is Required)
Renesas 瑞萨电子
(Sr.) Staff Package Design Engineer - MIS Substrate/FC Expose Die (Experienced in Power or GaN Is Required)
Renesas 瑞萨电子