micro1
This role involves supporting a customer engagement focused on advancing semiconductor manufacturing analytics by applying domain expertise to train next-generation AI systems. The position is ideal for yield, defect, or process integration experts with direct hands-on experience in wafer fab production environments. It offers an opportunity for retired or former fab engineers to share their invaluable experience in shaping how AI models learn and perform.
Headquarters
San Francisco, California, United States
We're building the infrastructure for advancing intelligence through expert human data, real-world training environments, and contextual evaluations.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for micro1.
53% below the average for this role
Wafer Fab Yield Process Engineer
Renesas 瑞萨电子
Wafer Fab Yield Process Engineer
Renesas 瑞萨电子
Manager, Defect Reduction and Yield Enhancement
Analog Devices
Sr Staff Wafer Yield Engineer
Seagate Technology
Process Engineer - Defect Engineering (Silicon Photonics)
GlobalFoundries
Engineer, Defect Reduction & Yield Enhancement
Analog Devices