ApplyBlast uses AI to match you with the right jobs, tailor your resume and cover letter, and apply automatically so you can land your dream job faster.
© All Rights Reserved. ApplyBlast.com
ApplyBlast uses AI to match you with the right jobs, tailor your resume and cover letter, and apply automatically so you can land your dream job faster.
© All Rights Reserved. ApplyBlast.com
Ranovus
The Senior Control Algorithm & System Architecture Engineer develops and runs behavioral simulations and control verification tests for the Ranovus Odin optical engine. This role involves validating control algorithms, bring-up sequences, and link training before silicon availability to ensure firmware and ASIC logic correctness. The position also focuses on verifying closed-loop control algorithms that calibrate and stabilize photonic integrated circuit components.
Ranovus architects optical infrastructure for AI, delivering silicon photonics-based co-packaged optics (CPO) and near-package optics (NPO) designed for XPU and switch architectures in large-scale AI compute clusters. The company's platform combines proprietary Quantum Dot and Quantum Well Lasers, RAMZI Modulators, and monolithic integration to achieve multi-terabit optical engines with industry-leading power efficiency and shoreline density. Ranovus operates an end-to-end engagement model spanning silicon photonics design, semiconductor foundry collaboration, advanced packaging, and high-volume manufacturing to accelerate hyperscaler adoption.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Ranovus.
Ranovus didn’t post a salary, so this is our estimate from similar listings.
13% below the average for this role
ASIC Engineering Design Verification Leader (SystemVerilog, Python, C and UVM |8-12 years| Pune)
Cisco Systems, Inc.
ASIC Design Engineer
Blue Origin
Senior RTL Algorithm Engineer
Envisics
SoC Design Engineer
OVT
Staff/Principal DRAM Design Engineer
Micron Technology
Entry level: Graduates to Silicon Academy (Lund)
Ericsson