HCL Group
A Memory Timing & Power Characterization Engineer performs detailed analysis, modeling, and validation of timing and power characteristics for embedded memory and IP blocks. The role involves generating timing and power models, conducting SPICE simulations, and collaborating with design and STA teams to ensure high-performance, low-power solutions across PVT corners.
HCL Group is a pioneering Indian conglomerate established in 1976, recognized as one of India's original IT garage start-ups and an early innovator in modern computing. The Group operates a portfolio of companies spanning technology services (HCLTech), software products (HCLSoftware), healthcare solutions (HCL Healthcare), IT distribution (HCL Infosystems), and online education (HCL GUVI). It also invests in philanthropy, sports, and music through various strategic programs and foundations.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for HCL Group.
HCL Group didn’t post a salary, so this is our estimate from similar listings.
34% below the average for this role
EDA Tools Hardware Engineer
Intel
ASIC Physical Design Engineer, Library Characterization - Espoo
Bosch
Library Modeling Engineer
Cadence
ASIC IP STA Engineer
Micron Technology
Design Infrastructure Engineer (Standard and Custom Cell Characterization)-HBM
Micron Technology
ASIC Physical Design Engineer, Library Characterization - Oulu
Bosch