Altera
Altera is seeking a Senior Design Verification Engineer to lead verification strategies for complex FPGA IPs, subsystems, and SoC-level designs. The role involves developing SystemVerilog/UVM environments, driving coverage closure, and collaborating with cross-functional teams to ensure first-pass silicon success. This position offers technical leadership and the opportunity to influence next-generation programmable technology products.
Headquarters
San Jose, California, United States
Company Size
1001-5000 employees
Founded
1983
Altera empowers innovators with scalable FPGA and SoC solutions, spanning high-performance to power- and cost-optimized devices. These devices are designed for cloud, network, and edge applications, enabling flexible acceleration and deployment. The company positions itself as a catalyst for innovation, providing adaptable hardware platforms for diverse workloads. Altera’s mission is to accelerate innovators by delivering versatile programmable logic solutions.
38% above the average for this role
FPGA Digital Design and Verification Engineer-Contract
Bloomberg
[India] Senior PCIe Verification Engineer
Edgecortix
Senior Verification Engineer / Lead Verification Engineer
Qualcomm Incorporated
Staff Engineer Asic Soc Verification Hyderabad Telangana India
Micron Technology
Silicon Engineer Ii India Karnataka Bangalore
Microsoft
Senior Digital Verification Engineer
NXP Semiconductors