HCL Group
This role involves executing Formal Equivalence Verification (FEV) across block and full-chip levels to debug non-equivalence failures and compare issues arising from synthesis and DFT logic. The incumbent will create and maintain reference FEV flows, automate workflows using Python, Perl, or Tcl, and collaborate with RTL, Synthesis, and Physical Design teams to ensure project signoff criteria are met.
HCL Group is a pioneering Indian conglomerate established in 1976, recognized as one of India's original IT garage start-ups and an early innovator in modern computing. The Group operates a portfolio of companies spanning technology services (HCLTech), software products (HCLSoftware), healthcare solutions (HCL Healthcare), IT distribution (HCL Infosystems), and online education (HCL GUVI). It also invests in philanthropy, sports, and music through various strategic programs and foundations.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for HCL Group.
HCL Group didn’t post a salary, so this is our estimate from similar listings.
15% below the average for this role
Senior Cad Engineer India Bengaluru
NVIDIA
Staff Logic Equivalence Engineer
marvellsemiconductor.com
Senior CAD Engineer
NVIDIA
Staff Engineer, Low Power Verification & Formal Equivalence
SiFive
Senior Physical Design And Timing Engineer Us Ca Santa Clara
NVIDIA
Staff Synthesis & STA Engineer
Analog Devices Inc.