Senior Digital ASIC Verification Engineer

Ciena is seeking a Senior Digital ASIC Verification Engineer to lead complex verification activities for highly integrated digital ASICs, focusing on top-level functionality and cross-IP interactions. The role involves developing verification strategies, creating functional test environments, and driving verification toward closure while mentoring junior engineers. This position requires strong expertise in SystemVerilog and UVM to ensure comprehensive coverage and successful project delivery.