Home | Ultra-Low-Power Infrastructure for the AI Era
The Senior Director of CAD & Design Methodology leads Velaura's end-to-end ASIC design methodology, engineering infrastructure, and CAD organization. This role defines the tools, automation, and workflows that support chip development from RTL through signoff, packaging integration, and tapeout. The ideal candidate has deep experience building scalable design methodologies, managing EDA ecosystems and infrastructure, and leading teams that improve engineering productivity and design quality.
Delivering proven, breakthrough, ultra-low-power compute for cloud, edge, and physical AI applications.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Home | Ultra-Low-Power Infrastructure for the AI Era.
Home | Ultra-Low-Power Infrastructure for the AI Era didn’t post a salary, so this is our estimate from similar listings.
7% below the average for this role
Senior Staff Engineer, CAD & Methodology
Renesas 瑞萨电子
Signoff Static Timing Analysis And Spice Cad Engineer San Diego California United States Of America
Qualcomm Incorporated
Physical Design CAD Engineer
MatX
Senior Staff ASIC CAD Flow Infrastructure Engineer
marvellsemiconductor.com
Head of Silicon CAD — AI-Driven Silicon CAD & Methodology
Ericsson
Staff CAD Engineer (PSI)
marvellsemiconductor.com