Senior Lead Engineer Digital Verification

This role is a Senior Design Verification Engineer position requiring 4+ years of experience in computer architecture and design verification fundamentals. The candidate will develop complex testbenches using System Verilog, OVM/UVM methodologies, and manage low power simulation debugging. Responsibilities include mentoring junior engineers and leveraging experience with wired and wireless technologies like PCIe, USB, and 5G.