Senior Principal Engineer - Design For Test (DFT)
Marvell Technology
About this role
As a Digital IC Design Senior Principal Engineer at Marvell, you will be part of the Custom Silicon Engineering team, focusing on large multi-die designs for high compute performance across various markets, including AI and telecommunications. The role requires expertise in DFT (Design for Test) and involves leading the architecture, execution, and implementation of DFT/Test on complex chip designs, while also mentoring a team of engineers.
Skills
Qualifications
About Marvell Technology
marvell.comIndustries
Technology, Manufacturing, Transportation
Designed for your current needs and future ambitions, Marvell delivers the data infrastructure technology transforming tomorrow’s enterprise, cloud, automotive, and carrier architectures for the better.
Recent company news
Stock TitanMicro-LED links the size of sand grains for faster, lower-power AI
1 hour ago
MarketBeatMarvell Technology, Inc. $MRVL Stock Position Lowered by Shannon River Fund Management LLC
2 hours ago
MarvellMarvell Technology, Inc. Reports Fourth Quarter and Fiscal Year 2026 Financial Results
6 days ago
Seeking AlphaMarvell Technology: My Top AI Investment Pick For 2026 (NASDAQ:MRVL)
2 days ago
The Futurum GroupMarvell Technology Q4 FY 2026 Earnings Raise Data Center Growth Outlook
2 days ago
About Marvell Technology
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Leadership Team
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
Unlock Company Insights
View leadership team, funding history,
and employee contacts for Marvell Technology.
Salary
$171k – $253k
per year