Altera
A Senior Principal Engineer, Design Verification at Altera is a senior technical leader focused on verification of advanced programmable silicon for data center, networking, and edge-computing markets. The role supports Altera’s mission to accelerate programmable compute across AI, networking, and HPC domains and is based in San Jose as part of the engineering organization.
Headquarters
San Jose, California, United States
Company Size
1001-5000 employees
Founded
1983
Altera empowers innovators with scalable FPGA and SoC solutions, spanning high-performance to power- and cost-optimized devices. These devices are designed for cloud, network, and edge applications, enabling flexible acceleration and deployment. The company positions itself as a catalyst for innovation, providing adaptable hardware platforms for diverse workloads. Altera’s mission is to accelerate innovators by delivering versatile programmable logic solutions.
Senior Staff Engineer, Design Verification
marvellsemiconductor.com
Tech Lead Engineer, Design Verification
Astera Labs
Staff Engineer, Design Verification
marvellsemiconductor.com
Principal ASIC Verification Engineer
Cornelis Networks
Senior Staff Engineer, Design Verification
marvellsemiconductor.com
Memory Subsystem Design / Design Verification Engineer
Microsoft