ApplyBlast uses AI to match you with the right jobs, tailor your resume and cover letter, and apply automatically so you can land your dream job faster.
© All Rights Reserved. ApplyBlast.com
ApplyBlast uses AI to match you with the right jobs, tailor your resume and cover letter, and apply automatically so you can land your dream job faster.
© All Rights Reserved. ApplyBlast.com
Altera
Altera is seeking a Senior Principal Engineer to serve as a key technical leader responsible for defining and advancing FPGA physical synthesis, timing optimization, and implementation methodologies. This role involves architecting and delivering breakthrough technologies to improve quality of results, runtime, and scalability for large-scale FPGA or ASIC designs. The position offers the opportunity to influence the long-term technical direction of Altera's FPGA software platform and collaborate with world-class engineers on complex optimization challenges.
Headquarters
San Jose, California, United States
Company Size
1001-5000 employees
Founded
1983
Altera empowers innovators with scalable FPGA and SoC solutions, spanning high-performance to power- and cost-optimized devices. These devices are designed for cloud, network, and edge applications, enabling flexible acceleration and deployment. The company positions itself as a catalyst for innovation, providing adaptable hardware platforms for diverse workloads. Altera’s mission is to accelerate innovators by delivering versatile programmable logic solutions.
ASIC Physical Design and Timing Engineer
NVIDIA
Senior Physical Design and Timing Engineer
Coherent
ASIC Timing Engineer
NVIDIA
ASIC Timing Engineer
Coherent
Software R&D Engineer, Digital Logic Synthesis - New College Grad 2026
NVIDIA
Asic Physical Design And Timing Engineer New College Grad 2026 Us Ca Santa Clara
NVIDIA