Astera Labs

Senior RTL Design Engineer

Astera Labs

1 month ago
Vietnam
Hybrid
Full Time
Senior
0 applicants
View Job Listing
Astera Labs
Apply to 100+ jobs

About this role

A Senior RTL Design Engineer at Astera Labs works on RTL for next-generation transceiver IPs (200G–1.6T) and high-speed DSP implementations that support the company’s rack-scale AI connectivity solutions. The role sits within a high-performance design team contributing to silicon-ready, low-power digital designs for advanced process nodes used in scalable connectivity platforms.

Skills

Qualifications

BS in Electrical EngineeringMS in Electrical Engineering
Astera Labs

About Astera Labs

asteralabs.com

Astera Labs is a semiconductor company that builds purpose‑built connectivity silicon and system solutions for rack‑scale AI and modern data centers. They design high‑speed retimers, PHY/connectivity devices, interposers and companion firmware/software that extend signal reach, improve link reliability, and enable PCIe/CXL and other accelerator interconnects across cables and backplanes. Astera’s products add telemetry, error monitoring and management features to simplify integration for OEMs, cloud providers and hyperscalers. The company focuses on enabling scalable, low‑latency multi‑node AI training and inference systems.

About Astera Labs

Headquarters

San Francisco, CA

Company Size

201-500 employees

Founded

2018

Industry

Technology

Glassdoor Rating

4.2 / 5

Leadership Team

Sarah Johnson

Chief Executive Officer

Michael Chen

Chief Technology Officer

Emily Williams

VP of Engineering

David Rodriguez

VP of Product

Jessica Thompson

Chief Financial Officer

Andrew Park

VP of Sales

Unlock Company Insights

View leadership team, funding history,
and employee contacts for Astera Labs.

Reveal Company Insights

ApplyBlast uses AI to match you with the right jobs, tailor your resume and cover letter, and apply automatically so you can land your dream job faster.

© All Rights Reserved. ApplyBlast.com