Hewlett Packard Enterprise
Senior Silicon Validation Engineer at Hewlett Packard Enterprise responsible for validating HPE Slingshot ASIC products using full chip–level emulation and developing object‑oriented Python tests. The role is an individual contributor and team lead, requiring deep chip architecture knowledge and the ability to prioritize validation risk across projects. The position supports government accounts and is expected to be hybrid with ~2 days per week onsite at an HPE office.
Headquarters
The Woodlands, Texas, United States
Company Size
10001+ employees
Founded
1939
Discover HPE edge-to-cloud, enterprise compute IT, data, and security solutions. Learn how HPE empowers digital transformation through AI and sustainability.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Hewlett Packard Enterprise.
Hewlett Packard Enterprise Announces $2 Billion Debt Offering
17 hours ago
Senior/Lead ASIC Emulation Engineer
PALO IT
Pre-Silicon Validation Engineer
Qualcomm Incorporated
Senior ASIC Emulation Engineer
K2 Space
Emulation and Silicon Validation Engineer
Broadcom
Staff ASIC Digital Engineer (FPGA Prototyping, Emulation, System-Level Debugging) with 8 to 12 years of experience
Sandisk
Emulation & Prototyping Engineer
Coherent